Background {#Sec1}
==========

Metal oxide-based resistive random access memory (RRAM) has been extensively studied as one of the most promising candidates for next-generation nonvolatile memory due to the great performances such as fast switching speed, low operating voltage, 3D integration, and good compatibility with CMOS fabrication processes \[[@CR1]-[@CR5]\]. For high-density integration of RRAM array, a cross-point structure with the smallest cell area of 4 *F*^2^ is needed \[[@CR6],[@CR7]\]. However, the metal oxide-based RRAM devices usually have a large variability \[[@CR8]-[@CR10]\], which hinders application in industries. Thus, it is imperative to seek an effectively technical solution to minimize the variability of RRAM devices.

Various transitional metal oxides such as HfO~*x*~ \[[@CR11]-[@CR13]\], TaO~*x*~ \[[@CR14]-[@CR16]\], TiO~*x*~ \[[@CR17]-[@CR19]\], and ZrO~*x*~ \[[@CR20]-[@CR22]\] have been reported as resistive switching materials. Among them, HfO~*x*~ is a superior resistive switching material, which has stable electrical properties, good process repeatability, and small leakage current \[[@CR23],[@CR24]\]. Based on a previous work \[[@CR25]\], an additional buffer oxide layer of AlO~*y*~ which has a larger oxygen ion migration barrier (*E*~m~) will confine the switching in the active oxide, which can improve the uniformity in HfO~*x*~-based RRAM devices. Both physical vapor deposition (PVD) and atomic layer deposition (ALD) have been applied to fabricate resistive switching layers. Compared to PVD, the ALD technique has more advantages at constructing uniform, conformal, and ultrathin films, which is a central component for high-density and 3D integration.

In this paper, the bi-layered HfO~*x*~/AlO~*y*~ films are deposited by ALD as the resistive switching layer of cross-point RRAM array, which shows the precise control of the resistive switching layer in thickness, uniformity, and conformity. The fabricated TiN/HfO~*x*~/AlO~*y*~/Pt RRAM devices in the cross-point array show excellent performances including low operation voltage (+2/−2 V), sufficient resistance ratio (\>10), smaller cycle-to-cycle and device-to-device variations, and high yield (\>95%). Meanwhile, multi-level data storage capability, good direct current (DC) endurance (\>1,000 cycles), and retention (\>10^4^ s at 85°C) properties are demonstrated in the devices.

Methods {#Sec2}
=======

The fabrication flow of the HfO~*x*~/AlO~*y*~-based cross-point RRAM array is schematically shown in Figure [1](#Fig1){ref-type="fig"}. Firstly, both the 20-nm Ti adhesion layer and 100-nm Pt bottom electrode (BE) layers were deposited on a SiO~2~/Si substrate by physical vapor deposition (PVD). Then, the Pt bottom electrode bars were formed by photolithography and lift-off. After that, the 20-nm SiO~2~ film was deposited by plasma-enhanced chemical vapor deposition (PECVD) to serve as the isolation layer. Different sizes of via holes through the SiO~2~ isolation layer from 1 × 1 μm^2^ to 10 × 10 μm^2^ were formed by reactive ion etching (RIE). Then, 3-nm AlO~*y*~ and 5-nm HfO~*x*~ layers were deposited by ALD (Picosun, Masala, Finland) at 300°C, using H~2~O and trimethylaluminum (TMA)/tetrakis\[ethylmethylamino\]hafnium (TEMAH) as precursors, followed by a furnace annealing in O~2~ ambient at 500°C for 30 min. After the 40-nm TiN was sputtered and patterned by photolithography and dry etching to define the top electrode (TE) bars, the contact holes to the pad of the bottom electrode Pt were formed by dry etching. The fabricated array size is 24 × 24, with cross-bar width of 10 μm and pitch along the *x* and *y* directions of 20 μm. The pad area of the electrodes is 100 × 100 μm^2^.Figure 1**Process flow of the fabrication of HfO** ~*x*~ **/AlO** ~*y*~ **-based cross-point RRAM array.**

Electrical characterizations were performed using an Agilent B1500A semiconductor parameter analyzer (Agilent Technologies, Inc., Santa Clara, CA, USA). During the measurements, voltage was applied on the TE, while the BE was grounded.

Results and discussion {#Sec3}
======================

The resistance values of the fresh devices were usually higher than that of the high-resistance state (HRS) after a RESET process. A two-step forming process was required to activate the RRAM devices and achieve stable resistive switching behaviors. The current--voltage (*I*-*V*) curve of the forming process using voltage sweeping is shown in Figure [2](#Fig2){ref-type="fig"}. This two-step forming behavior can be attributed to the inhomogeneous distribution of the electric field in HfO~*x*~/AlO~*y*~ layers, which corresponds to the breakdown of HfO~*x*~ and AlO~*y*~ layers, respectively. The TE, resistive switching layer, and BE comprise a metal-insulator-metal (MIM) structure, which can be regarded as a plate capacitor with two kinds of dielectrics. According to Gauss's law, when a voltage is applied across the TE and BE, the electric field intensity in the HfO~*x*~ layer and AlO~*y*~ layer can be obtained by the following equations:Figure 2**Current--voltage curves of the two-step forming process.** The blue line is the first step, corresponding to the soft breakdown of the AlO~*y*~ layer, and the red line is the second step, referring to the soft breakdown of the HfO~*x*~ layer.$$\documentclass[12pt]{minimal}
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Here, *ε*HfO~*x*~/*ε*AlO~*y*~ refers to the dielectric constant of HfO~*x*~/AlO~*y*~, *E*HfO~*x*~/*E*AlO~*y*~ is the electric field intensity in the HfO~*x*~/AlO~*y*~ layer, *d*HfO~*x*~/*d*AlO~*y*~ is the thickness of the HfO~*x*~/AlO~*y*~ layer, and *V* is the value of the applied voltage. By calculating the above equations, the electric field intensity in the AlO~*y*~ layer is found to be stronger than that in the HfO~*x*~ layer. Therefore, the dielectric breakdown happens firstly in the AlO~*y*~ layer at a lower voltage, and then it happens in the HfO~*x*~ layer at a higher voltage.

A typical DC *I*-*V* curve is shown in Figure [3](#Fig3){ref-type="fig"}. During SET/RESET operation, bias voltage was applied to the top electrode from 0 to +2/−2 V and then swept back to 0 V, while the bottom electrode was kept grounded. The devices show typical bipolar resistive switching behaviors, with the 1st/50th/100th DC *I*-*V* characteristics shown in the figure. The good consistency between the 1st, 50th, and 100th cycles reveals excellent switching cycle uniformity of the RRAM device. Moreover, both switching voltages and HRS/low-resistance state (LRS) distributions were obtained from 100 consecutive DC sweep cycles as shown in Figure [4](#Fig4){ref-type="fig"}a,b, respectively. In DC sweep mode, Vset means the voltage at which the current abruptly increases to the compliance current during the set process, and Vreset refers to the voltage at which the current begins decreasing during the reset process. The good cycle-to-cycle uniformity may be attributed to the interfacial effect of the HfO~*x*~/AlO~*y*~ layer \[[@CR25]\]. The additional buffer oxide layer of AlO~*y*~ has a larger oxygen ion migration barrier (*E*~m~) and can confine the switching in the active oxide. Among the measured 150 uniformly distributed cells having one 24 × 24 array, only seven RRAM devices cannot switch, which shows the high yield (\>95%) of the cross-point array.Figure 3**Typical DC current--voltage curve.** Measured DC *I*-*V* characteristics of the HfO~*x*~/AlO~*y*~-based RRAM device for 100 consecutive cycles. Good cycle-to-cycle uniformity can be observed.Figure 4**Distributions of switching voltages and HRS/LRS resistances. (a)** Distribution of switching voltages. **(b)** Distribution of HRS and LRS extracted from the 100 consecutive cycles. The resistances were read at 0.1 V.

A multi-level cell in RRAM is a desirable capability for high-density memory and neuromorphic computing system applications. The multi-level resistive switching behavior of the HfO~*x*~/AlO~*y*~-based devices can be achieved by adjusting both current compliance during the SET operation and stop voltage during the RESET process, as shown in Figure [5](#Fig5){ref-type="fig"}. The LRS resistance can be modulated by SET current compliance possibly due to the modulation of the diameter or number of conductive filament (CF), while the HRS resistance can be controlled by RESET stop voltage possibly due to the modulation of the ruptured CF length \[[@CR24]\].Figure 5**Multi-level RRAM cell.** Multi-level resistance states achieved in the HfO~*x*~/AlO~*y*~-based RRAM **(a)** for the SET process by modulating current compliance, and **(b)** for the RESET process by modulating stop voltage.

Excellent uniformity of the devices is crucial for array operation, since a large device-to-device variation of resistances or switching voltages may cause READ/WRITE failure. To investigate the device-to-device uniformity, resistance distribution and switching voltage distribution of ten devices were statistically measured and extracted. The results are shown in Figure [6](#Fig6){ref-type="fig"}a,b, with solid marks and error bars representing the mean values and standard deviations of 100 consecutive cycles, respectively. It can be found that the HfO~*x*~/AlO~*y*~ devices show good uniformity, which may be ascribed to the precisely controlled resistive switching layer properties in thickness, uniformity, and conformity of the HfO~*x*~/AlO~*y*~ layers by the ALD technique.Figure 6**Device-to-device variation. (a)** Measured device-to-device variation of HRS and LRS distributions. **(b)** Measured device-to-device variation of switching voltage distribution.

Figure [7](#Fig7){ref-type="fig"}a exhibits the SET/RESET endurance of 1,000 DC sweep cycles of the HfO~*x*~/AlO~*y*~-based RRAM devices. The set compliance current was 1 mA, and the reset stop voltage was −2 V. Both LRS and HRS were read at +0.1 V. Data of every cycle was extracted. Though the resistance is not very stable, the resistance ratio is always larger than 10.Figure 7**Endurance and data retention. (a)** DC endurance characteristics for 1,000 cycles. **(b)** Data retention for both HRS and LRS for 10^4^ s at 85°C.

In order to confirm the nonvolatility of the devices, time-dependent evolution of the resistance values of both HRS and LRS was monitored at 85°C. The resistance was read every second with a read voltage of 0.1 V. As shown in Figure [7](#Fig7){ref-type="fig"}b, both LRS and HRS show no signs of degradation for 10^4^ s.

Conclusions {#Sec4}
===========

Excellent resistive switching characteristics of TiN/HfO~*x*~/AlO~*y*~/Pt RRAM devices in a cross-point array structure have been demonstrated in this work. The devices in the array show excellent cycle-to-cycle and device-to-device switching uniformity, which can be attributed to the precisely controlled HfO~*x*~/AlO~*y*~ bi-layered resistive switching layer by ALD and the effect on the resistive switching behaviors. These superior characteristics of the cross-point RRAM array could be useful for future nonvolatile memory applications.
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